SystemC TLM-2.0 Loosely-Timed Contention-Aware Modeling

Emad Arasteh

arasteh@chapman.edu

Fowler School of Engineering Chapman University, Orange, CA, USA

System Platform Exploration Lab (SPEL)

(c) Arasteh SystemC Evolution Day '24 1/24 1/24

Outline

- **Bus Contention**
- Loosely-Timed Contention-Aware Modeling (LT-CA)
	- BusyUntil
	- **•** BusyMap
	- TLM-2.0 LT-CA DNN
- Experi[mental Measurem](arasteh@chapman.edu)ents and Results

Bus Contention

- Bus contention is a critical aspect in modeling modern multiprocessor system on a chip (MPSoC)
- SystemC TLM-2.0 aids system designers with performance estimation
	- Loosely-timed (LT)
		- adequate timing, fast simulation, no notion of contention
	- Approximately-timed (AT)
		- accurate timing, slow simulation, complex coding, model contention
- Can we model contention fast but accurately for early system design?
	- Should support different arbitration policies, temporal decoupling and multi-level interconnects
- We introduce Loosely-Timed Contention-Aware (LT-CA) modeling to model contention fast, accurate, and early in the design flow

Loosely-Timed Contention-Aware (LT-CA)

- **o** LT-CA key features:
	- TLM-2.0 loosely-timed contention modeling with **high accuracy** at high-speed simulation
	- Early and efficient contention simulation and analysis supporting:
		- First-come-first-served (FCFS) and round-robin (RR) arbitration policies
		- Temporal decoupling
		- Multiple-level hierarchical interconnects, including multi-level caches or multiple levels of buses

LT-CA BusyUntil Contention

- We propose BusyUntil, which uses a state variable in the interconnect to keep track of contention
- By storing the contention in the timing annotation of the blocking transport interface, the transaction completes in a single function call
- **•** Simple and effective approach

end

(c) Arasteh SystemC Evolution Day '24 5/24 5/24

LT-CA BusyUntil Contention

• BusyUntil on synthetic SystemC model: Bus3Init

Simulation trace for BusyUntil bus with global quantum value of zero

LT-CA BusyUntil Contention - Round Robin

- Not as simple as FCFS, LT-CA support round-robin (RR) scheduling
- To avoid complex data structure such as Payload Event Queue (PEQ), we tradeoff some accuracy for speed by approximating the bus contention
- **•** Details of algorithm can be found in the [TECS'23] journal

(c) Arasteh SystemC Evolution Day '24 7/24 7/24

LT-CA BusyMap Contention

- **BusyUntil** is simple and effective approach but requires improvements for temporal decoupling and multi-level interconnects
- We introduce a new data structure, **BusyMap**, to replace the state variable in BusyUntil
- **BusyMap** allows temporally decoupled initiator modules that use out-of-order transactions with different delay offsets from the simulator global_time
- Ordered map of key-value (k, v) of sc time
	- \bullet key k specifies the start time when the resource becomes busy
	- value v specifies the duration of how long the resource is used

LT-CA BusyMap Contention

- Bus contention model contains the ordered busy map with its essential member variables and methods
- Details of algorithms can be found in the [DATE'24] paper

1
pap_at<earliest then
_gap_at := carliest;

∶nd
'eturn gap_at;

return gap_at;
 end

gap_at := iter-->start + iter-->duration;

iter++;

busy_map.upper_bound(slot);
= busy_map.begin() **then**
if $r \rightarrow$ start = slot + span **then**
 $\text{tr} \rightarrow$ span=slot + span + r->duration;
busy_map.erase(r);
else

:
// no adjacency, insert a new elen
busy_map[slot] := span;

v(r);
x1 + *l*→*duration = slot* **then**
r ≠ *busy_map.end()) and (r→start = slot* + *span)* $(r \neq 0$ usy_map.enay.) ana $(r \rightarrow s \tan t = s \cot t)$
 \rightarrow (*nerge in between adjacent elements*)
 \rightarrow duration \leftarrow span + r \rightarrow duration;

busy_map.erase(r);

se
// merge with adjacent element on the left
 $l \rightarrow$ duration += snan: **ena**
if $(r \neq busy_map.end())$ and $(r \rightarrow start = slot + spam)$
then

then

// merge with adjacent element on the right

busy_map[slot] := span + r->duration;

busy_man.erase(r):

busy_map.erase(r);

else
 $// no adjacency, insert a new element$
 $but say_mmap[slot] := span;$

edure SetBusy (slot, span) **begin**
 f busy_map, empty() **then**
 $\begin{bmatrix} \text{busy_map}[\text{slot}] := \text{span}; \\ \text{return}; \end{bmatrix}$

(c) Arasteh SystemC Evolution Day '24 9 / 24

TLM-2.0 LT-CA Deep Neural Network (DNN)

- DNNs are data-intensive software applications that demand early attention to performance metrics in the design flow
- SystemC enables rapid systematic evaluation of design candidates for lower-level implementation, e.g., RTL
- We implement SystemC TLM DNN modeling framework
	- Generic and self-contained layers, reusability and modularity

- TLM DNN framework, netspec, is configurable, customizable and extensible
	- TLM-1 and TLM-2.0
	- UT, LT, LT-CA and AT
	- Buffer architecture
	- Interconnect addressing
	- Memory and compute latency

(c) Arasteh SystemC Evolution Day '24 11/24

Visualization of TLM-2.0 LT-CA DNN

- We introduce, netmemvisual, visualization tool to plot LT and LT-CA timing diagrams for rapid contention analysis
- Interactive and cross-platform supporting command-line and graphical user interfaces

Experimental Measurements and Results

Measure total simulated time of GoogLeNet for different computational capacities and memory latencies Using FCFS scheduling (in seconds)

- Generic LT does not take contention into account
- LT-CA considers the effect of contention and shows high accuracy in simulated time
- AT accurately models contention, hence showing a significant increase in simulated time

(c) Arasteh SystemC Evolution Day '24 13/24

Experimental Measurements and Results - Accuracy

Accuracy of LT and LT-CA BusyUntil (FCFS) Compared to Reference AT

- LT models shows very low accuracy
- LT-CA models show almost complete accuracy

Accuracy of LT and LT-CA BusyUntil (RR) Compared to Reference AT

- Same pattern applies for LT and LT-CA models in RR scheduling
- LT-CA for RR shows a minor decrease in accuracy, it is still a very accurate model compared to LT

(c) Arasteh SystemC Evolution Day '24 15 / 24 15 / 24

Experimental Measurements and Results - Speed

Measure total simulator run-time of GoogLeNet for different computational capacities and memory latencies using FCFS scheduling on a 32-core host (in seconds)

- LT models simulate faster than their LT-CA and AT counterparts
- LT-CA models simulate slightly slower than LT models (1.2x) but simulate order of magnitude faster than AT
- **AT models simulate 46x slower than LT and LT-CA**

Experimental Measurements and Results - Visualization

- TLM timing diagrams for the first inception module in GoogLeNet with pass of 1 image
- LT does not model contention so layers in parallel tracks access memory without blocking each other
- In LT-CA model, layers are blocked and wait until access becomes available red areas

(c) Arasteh SystemC Evolution Day '24 17 / 24 17 / 24

Experimental Measurements and Results - Visualization

- Contention significantly impacts performance when the DNN pipeline is fully loaded with images (image #75)
- As a result, most layers experience blocking due to contention

Experimental Measurements and Results - BusyMap

Parallel JPEG simulation results running on RISC-V SMP VP

- BusyMap significantly improves simulator run-time $(3x)$
- BusyMap supports temporal decoupling
- BusyMap has high accuracy in simulated time and contention

1000ns | N/A | 2.44s | N/A | 4.71s | N/A | 11m38s | <mark>N/A |</mark> 6478006 || N/A | 0 10000ns N/A 2.65s N/A 5.95s N/A 10m20s N/A 896267 N/A 0

Research Outlook

- Fast and accurate LT-CA modeling enables the efficient exploration of alternative memory organizations
- Early detection of memory contentions suggests that local memories close to computing cores can eliminate memory contention in such data-intensive applications

- This work improves high-level modeling and simulation of interconnect contention by navigating trade-offs between simulation speed and timing accuracy
- Specifically, we proposed BusyUntil and BusyMap for modeling bus contention in SystemC TLM-2.0 LT-CA models
	- Supports FCFS and RR arbitration policies
	- Supports temporal decoupled with *out-of-order* transactions
	- Can effectively model multi-level interconnects and caches
- Using BusyUntil, we achieve a speedup of up to 46x on a 32-core host with only 1% accuracy loss in simulated time
- For temporal decoupled with multi-level caches models (BusyMap), we achieve a speedup of up to $3x$ on a 16-core host with only 10% accuracy loss in simulated time and bus contention compared to BusyUntil

 $\left($ c) Arasteh SystemC Evolution Day '24 $\left($ 21/24 $\right)$ 21/24

References (1)

- [DATE'24] E. Arasteh, V. Govindasamy, R. Dömer: "BusyMap, an Efficient Data Structure to Observe Interconnect Contention in SystemC TLM-2.0", Proceedings of Design, Automation and Test in Europe Conference, Valencia, Spain, March 2024.
- [DVCon'23b] C. Raccomandato, E. Arasteh, R. Dömer: "Grid-based Mapping and Analysis of a GoogLeNet CNN using MapGL Editor", Proceedings (engineering track) of the Design and Verification Conference in Europe, Munich, Germany, November 2023.
- [DVCon'23a] C. Raccomandato, E. Arasteh, R. Dömer: "MapGL: Interactive Application Mapping and Profiling on a Grid of Processing Cells", Proceedings (research track) of the Design and Verification Conference in Europe, Munich, Germany, November 2023.
- [TECS'23] E. Arasteh, R. Dömer: "Fast Loosely-Timed System Models with Accurate Memory Contention", Journal of ACM Transactions on Embedded Computing Systems, July 2023.
- [FSE'23] N. Farzan, E. Arasteh, "Visualizing Transaction-Level Modeling Simulations of Deep Neural Networks", Fowler School of Engineering, Technical Report 23-01, August 2023.
- [IESS'22] V. Govindasamy, E. Arasteh, R. Dömer: "Minimizing Memory Contention in an APNG Encoder using a Grid of Processing Cells", Proceedings of the International Embedded Systems Symposium, "Designing Modern Embedded Systems: Software, Hardware, and Applications" Springer, Lippstadt, Germany, November 2022.
- [FDL'21] E. Arasteh, R. Dömer: "Improving Parallelism in System Level Models by Assessing PDES Performance", Proceedings of Forum on Specification and Design Languages, Antibes, France, Sep. 2021.
- **•** [CECS'21] E. Arasteh, R. Dömer: "Systematic Evaluation of Six Models of GoogLeNet using PDES", Center for Embedded and Cyber-Physical Systems, Technical Report 21-03, 2021, Sep. 2021.
- [Springer'20] R. Dömer, Z. Cheng, D. Mendoza, E. Arasteh: "Pushing the Limits of Parallel Discrete Event Simulation for SystemC", in "A Journey of Embedded and Cyber-Physical Systems" by Jian-Jia Chen, Springer Nature, Switzerland, August 2020.
- [DATE'20] D. Mendoza, Z. Cheng, E. Arasteh, R. Dömer: "Lazy Event Prediction using Defining Trees and Schedule Bypass for Out-of-Order PDES", Design, Automation and Test in Europe Conference, Grenoble, France, March 2020.
- [ASPDAC'20] Z. Cheng, E. Arasteh, R. Dömer: "Event Delivery using Prediction for Faster Parallel SystemC Simulation", Asia and South Pacific Design Automation Conference, Beijing, China, Jan. 2020.
- [IESS'19] E. Arasteh, R. Dömer: "An Untimed SystemC Model of GoogLeNet", Proceedings of the International Embedded Systems Symposium, Friedrichshafen, Germany, Sep. 2019.

(c) Arasteh SystemC Evolution Day '24 23 / 24 23 / 24

Acknowledgments

- I would like to give a special thanks to my collaborators:
	- The team at UC Irvine
		- **•** Rainer Dömer
		- Vivek Govindasamy
		- Zhongqi Cheng, Daniel Mendoza, Claudio Raccomandato
	- My team at Chapman
		- Nataniel Farzan
		- **o** Ewan Shen
		- Maha Bhatti